Unifying Microarchitecture for Embedded Media Processing
ثبت نشده
چکیده
منابع مشابه
ePUMA: Embedded Parallel DSP Processor Architecture with Unique Memory Access
ePUMA[1] is an ongoing project in the Division of Computer Engineering at Linköping university, Sweden. It is supported by the SSF, Swedish Foundation for Strategic Research. The goal of this project is to develop a Parallel ASIP DSP processor for realtime stream computing. The essential technology is to separate data access kernels from arithmetic computing kernels so as to hide or minimize da...
متن کاملImplementation of a Coarse-Grained Reconfigurable Media Processor for AVC Decoder
ADRES (Architecture for Dynamically Reconfigurable Embedded Systems) is a templatized coarse-grained reconfigurable processor architecture. It targets at embedded applications which demand high-performance, low-power and high-level language programmability. Compared with typical VLIW-based DSP, ADRES can exploit higher parallelism by using more scalable hardware with support of novel compilatio...
متن کاملSynchroscalar: Evaluation of an embedded, multi-core architecture for media applications
We present an overview of the Synchroscalar single-chip, multi-core processor. Through the design of Synchroscalar, we find that high energy efficiency and low complexity can be attained through parallelization. The importance of adequate inter-core interconnect is also demonstrated. We discuss the impact of having multiple frequency and voltage domains on chip to reduce the power consumption w...
متن کاملSelecting Microarchitecture Configuration of Processors for Internet of Things
The Internet of Things (IoT) makes use of ubiquitous internet connectivity to form a network of everyday physical objects for purposes of automation, remote data sensing and centralized management/control. IoT objects need to be embedded with processing capabilities to fulfill these services. The design of processing units for IoT objects is constrained by various stringent requirements, such a...
متن کاملEMBEDDED ARRAYS VENTURE FORTH IntellaSys 24-Core SEAforth Chips Target Low-Power Multimedia
A U G U S T 2 1 , 2 0 0 6 M I C R O P R O C E S S O R R E P O R T At In-Stat’s Spring Processor Forum in May, Moore introduced a novel embedded-processor architecture for lowpower media applications. The first two implementations of the SEAforth (Scalable Embedded Array) architecture cram 24 processor cores on a single chip, have 18-bit words, use asynchronous logic, and have a simple 30-operat...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2003